

WHAT IS CLAIMED IS:

1. A method comprising:
 - a memory circuit receiving a data frame to be subsequently transmitted to a destination device via a first or second switching fabric, wherein the data frame comprises header and data fields, and wherein the first switching fabric comprises data ports through which data frames enter or exit the first switching fabric, wherein the second switching fabric comprises data ports through which data frames enter or exit the second switching fabric;
 - selecting a first multi-bit value [MASK] from a plurality of first multi-bit values according to the data contained in the one of the header fields, wherein the selected first multi-bit value comprises concatenated first and second multi-bit portions, wherein the bits of the first multi-bit portion correspond, respectively, to the data ports of the first and second switching fabrics, and wherein the bits of the second multi-bit portion correspond, respectively, to the data ports of the first and second switching fabrics;
 - selecting a second multi-bit value [FPOE] from a plurality of second multi-bit values according to the data contained in the one of the header fields, wherein the bits of the first multi-bit value correspond, respectively, to the data ports of the first and second switching fabrics;
 - concatenating the second multi-bit value with itself to produce a concatenated second multi-bit value;
 - bit wise logically ANDing the selected first multi-bit value with the concatenated second multi-bit value to produce a third multi-bit value, wherein the third multi-bit comprises concatenated first and second portions;
 - selecting one of the first and second portions of the third multi-bit value;
 - adding the selected one of the first and second portions of the third multi-bit value to another header field of the received data frame;
 - transmitting the received data frame from the memory circuit to one of the first and second switching fabrics;

32 the data frame exiting the one of the first and second switching fabrics through
33 one or more data ports thereof in accordance with the values of the bits
34 of the selected one of the first and second portions of the third multi-bit
35 value.

1 2. The method of claim 1 wherein the memory circuit is coupled to the
2 first and second switching fabrics via first and second data ports, respectively,
3 wherein the first data port is one of the first switching fabric data ports and the second
4 data port is one of the second switching fabric data ports.

1 3. The method of claim 2 wherein the data frame is transmitted to the first
2 switching fabric via the first data port or the second switching fabric via the second
3 data port.

1 4. The method of claim 1 wherein the destination device is coupled to the
2 first and second switching fabrics via third and fourth data ports, respectively,
3 wherein the third data port is one of the first switching fabric data ports and the fourth
4 data port is one of the second switching fabric data ports.

1 5. The method of claim 4 wherein the data frame is transmitted from the
2 first switching fabric to the destination device via the third data port or the data frame
3 is transmitted from the second switching fabric to the destination device via the fourth
4 data port.

1 6. The method of claim 1 wherein each bit of the second multi-bit value
2 is set to logical 1 or logical 0, wherein each bit set to logical 1 corresponds,
3 respectively, to one of the data ports of the first and second switching fabrics through
4 which the data frame may exit to reach the destination device.

1 7. The method of claim 4 wherein each bit of the first and second
2 portions of the first multi-bit value is set to logical 1 or logical 0, wherein each of the
3 first and second portions of the first multi-bit value comprises a first bit that
4 corresponds to the fourth data port, and wherein only one of the two first bits is set to
5 logical 1.

1 8. The method of claim 1 wherein only one bit of the selected one of the
2 first and second portions of the third multi-bit value is set to logical 1, and wherein
3 the one bit corresponds to a particular data port of the first and second switching
4 fabric ports through which the data frame must exit to reach the destination device.

1 9. An apparatus comprising:
2 a memory circuit configured to receive a data frame to be subsequently
3 transmitted to a destination device via a first or second switching
4 fabric, wherein the data frame comprises header and data fields,
5 wherein the first switching fabric comprises data ports through which
6 data frames enter or exit the first switching fabric, and wherein the
7 second switching fabric comprises data ports through which data
8 frames enter or exit the second switching fabric;
9 a first circuit coupled to the memory circuit, wherein the first circuit is
10 configured to receive data from one of the header fields, and wherein
11 the first circuit is configured to produce a first multi-bit value in
12 response to receiving the data;
13 a second circuit coupled to the memory circuit, wherein the second circuit is
14 configured to receive the data, and wherein the second circuit is
15 configured to produce a second multi-bit value in response to receiving
16 the data;
17 a third circuit coupled to the first and second circuits, wherein the third circuit
18 is configured produce a third multi-bit value in response to receiving
19 the first and second multi-bit values from the first and second circuits,
20 respectively, wherein the third circuit is configured to add the third
21 multi-bit to another header field of the data frame;

22 wherein the memory circuit is configured to transmit the data frame to the first
23 or second switching fabric after the third multi-bit value is added to the
24 header field;

25 wherein the third multi-bit value identifies one of the data ports of the first or
26 second switching fabrics through which the data frame must exit the
27 switching fabric to reach the destination device.

1 10. The apparatus of claim 9 wherein the memory circuit is coupled to the
2 first and second switching fabrics via first and second data ports, respectively,
3 wherein the first data port is one of the first switching fabric data ports and the second
4 data port is one of the second switching fabric data ports.

1 11. The apparatus of claim 9 further comprising the first and second
2 switching fabrics and the destination device, wherein the destination device is coupled
3 to the first and second switching fabrics via third and fourth data ports, respectively,
4 wherein the third data port is one of the first switching fabric data ports and the fourth
5 data port is one of the second switching fabric data ports.

1 12. The apparatus of claim 9 wherein each bit of the second multi-bit value
2 is set to logical 1 or logical 0, wherein each bit set to logical 1 corresponds,
3 respectively, to one of data ports of the first and second switching fabrics through
4 which the data frame may exit to reach the destination device.

1 13. The apparatus of claim 9 wherein the first multi-bit value comprises
2 concatenated first and second multi-bit portions, wherein the bits of the first multi-bit
3 portion correspond, respectively, to the data ports of the first and second switching
4 fabrics, wherein the bits of the second multi-bit portion correspond, respectively, to
5 the data ports of the first and second switching fabrics, wherein each of the first and
6 second portions of the first multi-bit value comprises a first bit that corresponds to the
7 fourth data port, and wherein only one of the two first bits is set to logical 1.

1 14. The apparatus of claim 9 wherein the third circuit comprises a
2 concatenation circuit and an ANDing circuit, wherein the concatenation circuit is
3 configured to concatenate the second multi-bit value with itself to produce a
4 concatenated second multi-bit value, and wherein the ANDing circuit is configured to
5 bit wise logically AND the first multi-bit value with the concatenated second multi-bit
6 value.

1 15. The apparatus of claim 9 wherein only one bit of the third multi-bit
2 value that is set to logical 1, and wherein the one bit corresponds to one data port of
3 the first and second switching fabrics through which the data frame must exit to reach
4 the destination device.

1 16. An apparatus comprising:
2 a buffer configured to receive a data frame to be transmitted to a destination
3 device via a first or second switching fabric, wherein the first
4 switching fabric comprises data ports through which data frames enter
5 or exit the first switching fabric, and wherein the second switching
6 fabric comprises data ports through which data frames enter or exit the
7 second switching fabric;
8 a routing data generation circuit coupled to the buffer, wherein the routing
9 data generation circuit is configured to generate and add routing data to
10 the data frame received by the buffer, wherein the routing data
11 identifies one of the data ports of the first or second switching fabric
12 through which the data frame will exit to reach the destination device;
13 wherein the buffer is configured to transmit the received data frame to the
14 switching system after the routing data generation circuit adds the
15 routing data to the data frame.

1 17. The apparatus of claim 16 the buffer is coupled to the first and second
2 switching fabrics via first and second data ports, respectively, wherein the first data
3 port is one of the first switching fabric data ports and the second data port is one of
4 the second switching fabric data ports.

1 18. An apparatus comprising:
2 a memory circuit configured to receive a data frame to be transmitted to a
3 destination device via a first or second switching fabric, wherein the
4 first switching fabric comprises data ports through which data frames
5 enter or exit the first switching fabric, and wherein the second
6 switching fabric comprises data ports through which data frames enter
7 or exit the second switching fabric;
8 means coupled to the memory circuit, to generate and add routing data to the
9 data frame received by the memory circuit, wherein the routing data
10 identifies one of the data ports of the first or second switching fabric
11 through which the data frame will exit to reach the destination device;
12 wherein the memory circuit is configured to transmit the received data frame
13 to the switching system after the means adds the routing data to the
14 data frame.

1 19. The apparatus of claim 18 wherein the memory circuit is coupled to the
2 first and second switching fabrics via first and second data ports, respectively,
3 wherein the first data port is one of the first switching fabric data ports and the second
4 data port is one of the second switching fabric data ports.

1 20. A method comprising:

2 a memory circuit receiving a data frame to be transmitted to a destination
3 device via first or second switching fabrics, wherein the first switching
4 fabric comprises data ports through which data frames enter or exit the
5 first switching fabric, and wherein the second switching fabric
6 comprises data ports through which data frames enter or exit the
7 second switching fabric;
8 generating and adding routing data to the data frame received by the memory
9 circuit, wherein the routing data identifies one of the data ports of the
10 first or second switching fabric through which the data frame will exit
11 to reach the destination device;

12 the memory circuit transmitting the received data frame to the switching
13 system after the routing data has been added to the data frame.

1 21. A computer readable medium storing instructions executable by a

2 computer system to implement a method, the method comprising:

3 a memory circuit of the computer system receiving a data frame to be
4 transmitted to a destination device via first or second switching fabrics,
5 wherein the first switching fabric comprises data ports through which
6 data frames enter or exit the first switching fabric, and wherein the
7 second switching fabric comprises data ports through which data
8 frames enter or exit the second switching fabric;

9 generating and adding routing data to the data frame received by the memory
10 circuit, wherein the routing data identifies one of the data ports of the
11 first or second switching fabric through which the data frame will exit
12 to reach the destination device;

13 the memory circuit transmitting the received data frame to the switching
14 system after the routing data has been added to the data frame.